Abstract Thermal effects in a coupled circuit-device system are modeled and numerically simulated. The circuit equations arise from modified nodal analysis. The transport in the semiconductor devices is modeled by the energy-transport equations for the electrons and the drift-diffusion equations for the holes, coupled to the Poisson equation for the electric potential. The lattice temperature is described by a heat equation with a heat source including energy relaxation heat, recombination heat, hole Joule heating, and radiation. The circuit-device model is coupled to a thermal network. The resulting system of nonlinear partial differential-algebraic equations is discretized in time using backward difference formulas and in space using (mixed) finite elements. Heating effects from numerical simulations in a pn-junction diode and a clipper circuit are presented.
Introduction
In modern ultra-integrated computer chips, secondary effects like self-heating are strongly influencing the switching behavior of the transistors and the performance of the circuit. In order to control the thermal effects, accurate circuit simulations are needed, which go beyond compact modeling and simplified temperature models. In this paper, we review a coupled circuit-device model taking into account the temperature of the electrons and the semiconductor lattice and the temperature of the circuit elements and present new numerical simulations illustrating the self-heating.
First coupled circuit-device models were often based on a combination of device and circuit simulators [10] . More recently, electric network models were coupled to semiconductor transport equations, using drift-diffusion [14, 16] or energy-transport models [8] . Nonisothermal device modeling started in the 1970s, employing driftdiffusion-type equations and heat flow models for the lattice temperature [1] . A thermodynamic approach to extend the drift-diffusion equations to the nonisothermal case was presented in [17] , later generalized in [2] using first principles of entropy maximization and partial local equilibrium. In [3] , the energy-transport equations were coupled to a heat equation for the lattice temperature.
All these references are concerned with the modeling of certain subsystems. Here, based on our work [9] , we present a complete coupled model, including (i) the device model consisting of the energy-transport equations for the electrons, the drift-diffusion equations for the holes, and a heat equation for the lattice temperature, (ii) the electric-network equations, and (iii) a thermal network model describing the heat evolution in the circuit elements, electric lines, and devices. The models are described in Section 2. The three subsystems are coupled by thermo-electric, electric circuit-device, and thermal network-device interfaces explained in Section 3. Finally, in Section 4, the heating behavior in a pn-junction diode and a clipper circuit is illustrated.
Model Equations
Device modeling. The electron transport in the semiconductor device is modeled by the energy-transport equations, whereas the hole transport is described by the driftdiffusion equations. The equations for the electron density n, the electron thermal energy 3 2 k B nT n (with k B being the Boltzmann constant), the hole density p, and the self-consistent electric potential V read as
where q is the elementary charge, ε s the semiconductor permittivity, and C(x) the doping concentration. The function R(n, p) models Shockley-Read-Hall recombination-generation processes and W (n, T n ) describes the relaxation to the lattice temperature T L ,
where n i is the intrinsic density, τ n and τ p the electron and hole lifetimes, respectively, and τ 0 the energy relaxation time.
The constitutive relations for the electron current density J n , the hole current density J p , and the electron energy density J w are given by
where the mobilities for the electrons and holes, µ n and µ p , respectively, are assumed to depend on the lattice temperature T L according to
where T 0 = 300 K. The values µ j,0 and α j ( j = n, p) are typically determined from measurements; see, for instance, [13, Table 4 .1-1]. The energy-transport equations were derived from the semiconductor Boltzmann equation by a moment method assuming dominant elastic scattering [7, 11] . The total semiconductor current density J tot = J n + J p + J d is the sum of the particle current densities and the displacement current density J d = −ε s ∂ t ∇V . The current leaving the semiconductor device, which occupies the domain
where ν is the exterior normal unit vector to Γ k . Due to charge conservation, the current through one terminal can be computed by the negative sum of the other terminal currents. We choose one terminal as the reference terminal and denote by j S the vector of all terminal currents except the reference terminal. The model equation for the lattice temperature is derived from thermodynamic principles. Assuming that the thermal effects are due to the majority carriers (electrons), the free energy for the system of energy-transport and Poisson equations is the sum of the electric energy, the thermodynamic energy of the lattice subsystem, and the thermodynamic energy of the electron subsystem [2, 5] ,
where ρ L denotes the material density, c L the heat capacity, E c the conduction-band energy, and N c = 2(m * e k B T n /2πh 2 ) 3/2 the effective density of states, with the effective electron mass m * e and the reduced Planck constanth = h/2π. Then, the internal total energy is given by
where the prime denotes the derivative with respect to T L . The associated total energy flux density J u is the sum of the energy flux in the electric field, the Fourier heat flux, and the electron energy flux:
where κ L is the heat conductivity of the lattice. Inserting the expressions for the total internal energy and its flux into the energy balance equation ∂ t u + div J u = −γ, where γ models the radiation, and employing the Poisson equation for ∂ t V , a straightforward computation leads to the heat equation for the lattice temperature (see [9] for details):
where γ = S L (T L − T env ) is the energy loss by radiation with the transmission constant S L and the environmental temperature T env , and H is the heat source term,
where the relaxation term W is defined in (4). For related but different choices of the heat source term, we refer to the discussion in [17] . For nondegenerate homostructure devices, we can neglect the space dependency of the energy band. Furthermore, we neglect the dependency of the energy band on the lattice temperature since this dependency is rather small [13] . Thus, the heat source term becomes
The first term in H represents the energy relaxation heat, the second term is the recombination heat, the third term expresses Joule heating from the holes, and the last term signifies the radiation. The model equations (1)- (9) are complemented by initial and boundary conditions. The boundary ∂ Ω of the semiconductor domain is assumed to consist of the union of Ohmic contacts Γ C = ∪ k Γ k and the union of insulating boundary segments Γ I such that Γ C ∪ Γ I = ∂ Ω and Γ C ∩ Γ I = / 0. We prescribe initial conditions for the electron density n, the electron temperature T n , and the lattice temperature T L in Ω .
On the insulating boundary parts, the normal components of the current densities, the electric field and the temperature flux are assumed to vanish,
The electric potential at the contacts is the sum of the applied voltage V app and the built-in potential V bi ,
According to the numerical results of [4] , we may suppose that the normal component of the electron temperature vanishes on Γ C . In order to model the temperature exchange between the semiconductor device and the sourrounding network with the temperature T env , we employ a Robin boundary condition for the lattice temperature:
where R th is the thermal resistivity of the contact. For the particle densities, we use, as motivated in [8] , the Robin conditions
where (n a , p a ) is the solution of the charge-neutrality equation n a − p a − C(x) = 0 and the thermal equilibrium condition n a p a = n 2 i , and θ n , θ p are some positive parameters (θ n = θ p = 2500 in the simulations; see [8] ).
Circuit modeling. The electric circuit is assumed to contain only (ideal) resistors, capacitors, inductors and voltage and current sources. To simplify the presentation, the circuit only contains one semiconductor device. The circuit is modeled by employing modified nodal analysis [16] , whose basic tools are the Kirchhoff current and voltage laws and the current-voltage characteristics of the basic elements. We replace the circuit by a directed graph with branches and nodes. Branch currents, branch voltages, and node potentials (without the mass node) are introduced as (time-dependent) variables. Then, the circuit can be characterized by the incidence matrix A = (a ik ) describing the node-to-branch relations, 
where g R denotes the conductivity of the resistor, q C the charge of the capacitor, and φ L the flux of the inductor. Moreover, i α and v α with α = R, C, L, are the branch current vectors and branch voltage vectors for, respectively, all resistors, capacitors, and inductors.
Denoting by i s = i s (t), v s = v s (t) the input functions for the current and voltage sources, respectively, the Kirchhoff laws lead to the following system of differentialalgebraic equations in the charge-oriented modified nodal approach [16] :
for the unknowns e(t), i L (t), and i v (t), where e(t) denotes the vector containing the node potential and j S is the vector of all terminal currents defined in (8) . The circuit is coupled to the device through the semiconductor current j S in (14) and through the boundary conditions for the electric potential. At terminal Γ k , it holds V (t) = e i (t) +V bi if the terminal Γ k is connected to the circuit node i.
Equations (14)- (15) represent a system of differential-algebraic equations. Under certain assumptions on the topology of the network, it was shown that the (tractability) index of the system is at most two [15, 16] . Furthermore, if the circuit does neither contain so-called LI-cutsets nor CV-loops with at least one voltage source, the index is at most one.
Thermal network modeling. The thermal network consists of lumped thermal elements, i.e. zero-dimensionally modeled elements with temperature value T ℓ (t); distributed thermal lines, i.e. spatially one-dimensional elements with temperature T d (x,t); and distributed semiconductor devices with the lattice temperature T L (x,t) as described above. Adjacent lumped elements are considered as a zero-dimensional unit with temperature T . We assign the temperature at the interface of connected distributed elements to an artificial zero-dimensional element (thermal node) with temperature T and without thermal mass. This forms a network with lumped-distributed interfaces only, in which the nodes represent the zero-dimensional units and the branches represent the distributed elements.
The thermal network is characterized by the thermal incidence matrix A th d = (a th i j ) and the thermal semiconductor incidence matrix The temperature in the thermal nodes evolves according to the heat equation
Here, M is a diagonal matrix containing the thermal masses of the thermal nodes, each of which is given as the sum of the thermal masses of the lumped elements contributing to the corresponding node. The thermal mass is the product of the heat capacity, the material density, and the physical volume of the corresponding element. Furthermore, T is the vector of all temperature values in the thermal nodes, and I is the identity matrix. The electro-thermal source vector for the thermal nodes P and the heat flux vectors from the distributed lines 
where M j denotes the thermal mass of the j-th element of length L j , κ j is the thermal conductivity, S j the transmission function, and P = (P j ) the electro-thermal source vector defined in ( 
Coupling Conditions
The heat equations (16) and (17) are coupled through the boundary conditions, 
where L th denotes the length of a thermal line and Λ 0 , Λ 1 contain the products of thermal conductivities and the cross sections of the thermal lines at the contacts at x = 0 and X = L th , respectively. Next, we describe the coupling between the thermal network and the device. The influence of the network on the device is modeled by the last boundary condition in (12) on Γ k , with T env replaced by the temperature of the connected elements, T a = (A th S ) ⊤ T. The semiconductor heat flux at terminal k is given by the integral
The thermal flux density J S th is derived by making the quasi-stationary assumption div J u = 0. Then, inserting the stationary balance equation for the electric energy, a computation shows that (see [9] for details)
This equation indicates that the flux J S th is responsible for the heat production caused by the dissipated power and is therefore considered as a heat flux.
For the coupling between the electric and thermal network, we assume that only semiconductor devices and resistors are thermally relevant. Electric-to-thermal coupling occurs through the power dissipated by a resistor. We assume as in [6, Sec. 5.3 ] that the resistance is given by R = 1 + α 1 T R + α 2 T 2 R , where α 1 and α 2 are some nonnegative parameters and T R is the temperature of the resistor. The vector T R of all resistor temperature values can be determined from the temperature vectors of the thermal nodes T and of the distributed lines T d by
where the lumped values T d are computed from the distributed values T d by taking the mean value, and the matrices K = (k ℓ j ) and K = ( k ℓ j ) are defined by k ℓ j = 1 if the resistor j corresponds to the thermal branch ℓ, 0 else,
if the resistor j corresponds to the thermal node ℓ, 0 else.
The electric-to-thermal coupling is realized by the source terms P = (P j ) and P in the heat equations (16) and (17):
i R contains the currents through all resistors, A R denotes the resistor incidence matrix, e is the vector containing the node potentials, and L R is the resistor length. For a discussion about the proper choice of the local power distribution, we refer to [6] .
Numerical examples
The complete coupled system for the electric and thermal network and the semiconductor devices consists of nonlinear partial differential-algebraic equations. In the following, we restrict ourselves to one-dimensional device models. The equations are discretized in time by backward difference formulas (BDF-1 or BDF-2) to pay tribute to the differential-algebraic character of the system. The heat equations and the Poisson equation are discretized in space by linear finite elements. The transport equations are discretized by an exponentially fitted mixed finite-element method using Marini-Pietra elements [12] . It is shown in [12] that, for the stationary model, this method guarantees current conservation and positivity of the discrete particle densities. These properties also hold for the BDF-1 time-discrete system and, under a step size restriction, for the BDF-2 time-discrete system. In the following simulations, the positivity of the discrete particle densities has always been obtained. The nonlinear discrete system is iterated by a combination of a fixed-point strategy and a variant of the Gummel method; see [9] for details.
Bipolar junction diode.
We illustrate first the lattice heating in a 100 nm silicon pn diode consisting of a 50 nm p-doped part with doping −C 0 = −5 · 10 23 m −3 and a 50 nm n-doped part with doping C 0 . Initially, the device is assumed to be in thermal equilibrium. The same physical parameters as in [9] are employed. We apply a forward bias of 1.5 V to the diode. The transient response of the electron and lattice temperature is illustrated in Figure 1 . The electron temperature increases quickly in the entire device with a temperature maximum of about 3300 K in the n-region and then decreases slightly until the steady state is reached with a temperature minimum around the junction. The increase of the lattice temperature is significantly slower with a maximum of 325 K at steady state. Due to the high thermal conductivity, the lattice temperature is almost constant in the device. The influence of the lattice heating on the electrical performance of the device is shown in Figure 2 . In the left figure, we compare the results computed from the drift-diffusion (DD) model (using low-field mobilities) with those from the energytransport (ET) equations with and without lattice heating. We observe that the current from the nonisothermal ET model is smaller than that from the ET model with constant lattice temperature. The right figure shows the averaged lattice temperature as a function of the applied voltage. For high applied bias, the lattice temperature reaches up to 420 K. However, we notice that a bias of 2.5 V might be unrealistic for the considered device.
Clipper circuit. A clipper is employed as an entrance protective circuit to avoid voltage peaks. It consists of two pn diodes (with the same parameters as in the previous example), one resistor with resistivity R = 5 kΩ , and three voltage sources (see Figure 3) . Here, V in (t) = 5sin(2π10 10 Hzt) V represents the input signal. The remaining voltages are kept constant with V min (t) = −U and V max (t) = U, where U = 2 V. A perfect clipper, with a much higher resistance, would clip the input signal between ±(U + V th ), where V th is the threshold voltage of the diode. In the present case, it holds approximately V th = 0.9 V such that the signal is between ±2.9 V. However, we have chosen the resistance such that the output signal should stay below 4 V. In Figure 4 we depict the input and output signals of the circuit. We observe that during the first oscillations the maximal output signal is below 4 V, however, with a slight increase of the maximal value (left figure). The maximal output signal increases during the first oscillations from 3.93 V to 3.96 V. This increase becomes more significant for larger time (right figure). In fact, after 30 oscillations the maximal output signal is 4.09 V, which corresponds to an increase of about 5 %. A simulation of the same circuit with constant lattice heating keeps the maximum output signal almost constant below 4 V. This shows that the increasing maximal output voltage is caused by lattice heating, as the heated diode preserves less current leading to a larger resistance.
The circuit is constructed in such a way that, at the maximal input signal of 5 V, we have a voltage drop of about 1 V at the resistor, 2 V at the forward-biased diode and 2 V at the additional voltage source. In the branch containing the backwardbiased diode, the voltage drop is 1 V at the resistor, 6 V at the diode, and −2 V at the additional voltage source. This behavior is illustrated in Figure 5 . Thus, according to Figure 2 (right), we expect a stationary lattice temperature of about 360 K in the diodes. This is confirmed by the simulations presented in Figure 6 which shows the lattice temperature of one of the diodes in the circuit. We observe that the device heats up while being forward biased. As the backward bias period is to short to cool down the device, the lattice heating accumulates during the first oscillations up to about 360 K. 
